

Description

DEVICE FOR DECODING DISC READ SIGNAL AND METHOD THEREOF

BACKGROUND OF INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to a disc recording system, and more particularly, to a device and a method for decoding a disc read signal.

[0003] 2. Description of the Prior Art

[0004] Within an optical disc such as a DVD, it is common that encoded data is arranged to perform error correction in 32 KB units of data. This error correction unit is referred to as an ECC block. Fig. 1 is an explanatory view showing a format of an ECC block contained in an optical disc. A format of the ECC block is arranged to be a two-dimensionally arranged data consisting of 172 words \times 192 rows and contains parity bits to be added in two error-correcting systems. These two kinds of error-

correcting systems add parity bits that are referred to as a PI parity or a PO parity into the ECC block. These PI and PO parities are used when the encoded data is error-corrected by a Reed Solomon Product Code (RSPC). The technique mentioned above is well known in the art.

[0005] During an ECC decoding process, a parameter p , which is referred to as an erasure, is considered to represent a number of known error locations within an ECC block. The parameter of erasure is very helpful to the subsequent error-correction decoding operation. However, if the parameter p is of a large value which comes from false alarm due to an improper implementation of an ECC decoding circuit and/or some other causes, it would hinder the decoding capacity of the ECC decoding circuit. Additionally, if the parameter p is too large, it would be difficult for the subsequent error-correction decoding circuit to derive the ECC decoding process.

SUMMARY OF INVENTION

[0006] It is therefore an objective of the present invention to provide a device and a method for decoding a disc read signal to solve the above-mentioned problem.

[0007] According to one embodiment, the present invention provides a device for decoding a disc read signal generated

by accessing data stored in a disc storage medium. The device includes: a multi-level analog-to-digital converter (ADC) for digitizing the disc read signal to generate a digitized disc read signal; a confidence index generating circuit for generating a plurality of confidence indexes according to the magnitude of the digitalized disc read signal; a demodulator coupled to the multi-level ADC for demodulating the digitalized disc read signal to generate a demodulated disc read signal; and an Error Correction Code (ECC) decoder coupled to the demodulator for decoding the demodulated disc read signal according to the confidence indexes.

[0008] While providing the above-mentioned device, the present invention further provides a method for decoding a disc read signal generated by accessing data stored in a disc storage medium. The method includes: digitizing the disc read signal to generate a multi-level digitized disc read signal; generating a plurality of confidence indexes according to the magnitude of the digitalized disc read signal; demodulating the digitalized disc read signal to generate a demodulated disc read signal; and decoding the demodulated disc read signal according to the confidence indexes.

[0009] It is an advantage of the present invention that the present invention method and device perform the ECC decoding according to the confidence indexes so that the appearance rate of false alarms will be reduced. As a result, the decoding efficiency is increased.

[0010] These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

BRIEF DESCRIPTION OF DRAWINGS

[0011] Fig.1 is an explanatory view showing a format of an ECC block contained in an optical disc.

[0012] Fig.2 is a block diagram of a device for decoding disc read signal according to one embodiment of the present invention.

[0013] Fig.3 is a timing diagram shows levels of the read signals outputted from ADC.

[0014] Fig.4 is a diagram showing a correction during an RLL correction process performed by RLL protection circuit 114 of Fig.2.

[0015] Fig.5 is a block diagram of a device for decoding disc read signal according to another embodiment of the present

invention.

DETAILED DESCRIPTION

[0016] Please refer to Fig.2 illustrating a block diagram of a device for decoding disc read signal 100 according to one embodiment of the present invention. The disc read signal decoding device 100 is set in an optical storage control device for accessing an optical storage medium. In this embodiment, the optical storage medium is a Digital Versatile Disc (DVD), and the optical storage device is a DVD drive, and therefore, the disc read signal DRB is a DVD read signal.

[0017] The device 100 includes a read channel 110 comprising a 2-bit Analog-to-Digital Converter (ADC) 112 for digitalizing the DVD read signal DRB to output the digital signal DI. Fig.3 is a timing diagram shows levels of the digital signal DI outputted from multi-level ADC 112. In this embodiment, the multi-level ADC 112 is a 2-bit ADC, which outputs the digital signal DI in four level, i.e. 00, 01, 10, and 11, as shown in Fig.3. However, it is no the necessary limitation of the present invention. Due to errors caused by various factors in the operation of accessing the data stored in the optic storage medium, the read signal DRB may not be digital and the magnitude of the read signal

DRB may be distributed in a range. In this manner, the magnitude of the digital signal DI generated through digitalizing the read signal DRB may be one of the four values shown in Fig. 2 since the ADC 112 is a 2-bit ADC. The statistical distribution of the magnitude of the digital signal DI may reflect the performance of the operation of data accessing. If more errors are caused in the progress of the data accessing operation, there will be more digital signals DI with magnitude either 01 or 10, which means that the performance of data accessing operation is poor.

[0018] In this embodiment, the device 100 comprises a confidence index generator (CIG) 116 coupled to the multi-level ADC 112 for generating a plurality of confidence indexes through detecting the statistical distribution of the magnitude of the digital signal DI. A range R enclosing levels is considered to be uncertain levels of the digital signal DI is defined within the full range of all the levels of the digital signal DI. That is, if the magnitude of the digital signal DI falls within the range R, it is difficult to determine whether the value of the digital signal DI is. If the number of digital signals DI whose magnitude fall within the range R is greater than a threshold T1, it means that the quality of the read signal DRB is poor and the possi-

bility of erroneous decoding read signal DRB is high. Under this circumstance, the confidence index generated by confidence index generator 116 would represent the poor quality of read signal DRB. If the number of digital signals DI whose magnitude fall with the range R is less than a threshold T2, it means that the quality of the read signal DRB is good and the possibility of erroneous decoding read signal DRB is low. Under this circumstance, the confidence index generated by confidence index generator 116 would represent the good quality of read signal DRB.

[0019] The confidence indexes S_CI outputted from CIG 116 are stored in the CI table 142 of the memory 140. The CI table 142 stores the information that the position of the error data in the ECC block. In addition, the information stored in the CI table 142 may indicate the quality of the read signal DRB. In other word, the information stored in the CI table 142 may indicate the performance of the data accessing operation when accessing the corresponding data of this ECC block. It should be noted that each of the confidence indexes generated by confidence index generator 116 is correspondent to a word, a row or an entire ECC block.

[0020] Furthermore, the digital signal DI generates from ADC 112

is inputted into the RLL protection unit 114 as well. Please refer to Fig.4, which shows a correction during a Run Length Limited (RLL) correction process performed by RLL protection circuit 114 of Fig.2. The digital signal DI, which is not follow the standard of RLL code, can be corrected in the Run Length Limited (RLL) correction process. The RLL correction process is well known in the art and will not be explained in great detail herein. The number of bits must be corrected and the difference M between the magnitude of an error bit of data and a DC level of the digital signal DI may be the confident indexes to reflect the performance of the operation of data accessing. If more errors are caused in the progress of the data accessing operation, there will be more bits of the digital signals DI to be corrected in the Run Length Limited (RLL) correction process and the difference M between the magnitude of an error bit of data and a DC level of the digital signal DI may be large. In this embodiment, RLL protection circuit 114 may output a RLL detection result signal S_RLL for notification. The RLL detection result signal S_RLL outputted from RLL protection circuit 114 may update the data stored in the CI table 142 to mark the position of the error data in a ECC block. In addition, the RLL detection result

signal S_RLL outputted from RLL protection circuit 114 may update the data stored in the CI table 142 to indicate the performance of the data accessing operation when accessing corresponding data of this ECC block. In this embodiment, the RLL detection result signal S_RLL being generated may be proportional to $1/M$ or the number of the corrected error bits.

[0021] The digital signal DI after RLL correction is inputted to the Demodulator 120 for demodulation. The demodulation process is well known in the art and will not be explained in great detail herein. Errors may be found during to demodulation process and the demodulation detection signal S_dem is outputted from RLL protection circuit 114 may update the data stored in the CI table 142 to mark the position of the error data in a ECC block.

[0022] The demodulated signal is inputted to the ECC decoder 130 for ECC correction. In this embodiment, ECC decoder 130 performs RSPC (Reed–Solomon Product Code) decoding operation not only according to the number and the location of error and erasure but also the information stored in the CI table 142. In this embodiment, the ECC decoder 130 will consider not only the number of erasure but also the confidence index corresponds to this RS code

to decide to perform RSPC decoding operation or not. The confidence index may be used to weight the erasure of this RS code. Taking Reed–Solomon code $(N, K, d) = (182, 172, 11)$ as an example, if the number of erasure is larger than 11, the conventional ECC decoder will not perform ECC decoding on this RS code. However, if the number of erasure is larger than 11 but the confidence indexes correspond to those erasures represent that the performance of the data accessing operation is good, the ECC decoder may disregard the large number of erasures and still perform RSPC decoding operation on this RS code. If the number of erasure is far smaller than 11 (5, for example) and the confidence indexes correspond to those erasures represent that the performance of the data accessing operation is good, the ECC decoder may regard these erasures as errors and perform RSPC decoding operation on this RS code.

[0023] The method for operating the device 100 according to this embodiment is described as follows.

[0024] Step 10: Sample the DVD read signal DRB to generate a multi-level digital signal D1.

[0025] Step 20: Generate a plurality of confidence indexes corresponding to the quality of the read signal DRB.

[0026] Step 30: Store the confidence indexes in the CI table of the memory.

[0027] Step 40: Update the CI table with the result of RLL correction and demodulation. Step 50: Generate an erasure table and perform ECC correction according to the confidence indexes stored in the CI table.

[0028] Fig.5 is a block diagram of a device for decoding disc read signal according to another embodiment of the present invention. In this embodiment, the erasure table 642 is set in the memory 640 and the CIG 616 is to generate the erasure and the confidence index of the digital signal DI to fill the erasure table 642. In this manner, the erasure table in this embodiment not only stores the erasure information of the ECC block but also the information indicating the performance of the data accessing operation when accessing corresponding data of this ECC block. In addition, the RLL protection circuit 614 and the demodulator 620 may update the erasure table according the result of RLL correction and demodulation. The data of the erasure table 642 may be inputted into erasure locator polynomial generating circuit (ELP) 618 to generate an erasure locator polynomial to ECC decoder 630. The ECC decoder 630 performs RSPC (Reed-Solomon Product

Code) decoding operation according to the erasure locator polynomial. In this embodiment, the erasure locator polynomial is generated not only according to the number and the location of error and erasure but also the confidence indexes determined by CIG 616.

[0029] Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.